Articles in Scholarly Journals [Incomplete List]

1. Clustering technique to reduce chip area and delay for FPGA
   Electronics and Communications in Japan (Part II: Electronics), vol. 90, no. 6, pp. 34–46, 2007