Journals
Publish with us
Publishing partnerships
About us
Blog
International Scholarly Research Notices
Table of Contents
International Scholarly Research Notices
/
2012
/
Article
/
Fig 8
/
Research Article
Design of High-Speed Adders for Efficient Digital Design Blocks
Figure 8
Sum block in Ling adder using CMOS and transmission gates.