Advances in Artificial Neural Systems

Research Article

An Optimal Implementation on FPGA of a Hopfield Neural Network

Figure 14

Simulation of 32 nodes HNN for disturbed input patterns.
189368.fig.0014