Research Article

An Optimal Implementation on FPGA of a Hopfield Neural Network

Figure 5

Architecture of the master node.
189368.fig.005