From Coherent States in Adjacent Graphene Layers toward Low-Power Logic Circuits
Figure 3
(a) BiSFET-based inverter layout and (b) clock signal, illustrated input voltage signal string (from a preceding inverter), and inverted output signal obtained using the SPICE circuit simulator.
