From Coherent States in Adjacent Graphene Layers toward Low-Power Logic Circuits
Figure 5
(a) Illustration of a four-phase clocking scheme, (b) a 1-bit full adder, and (c) inputs and sum (S) and carry (C) outputs with the delay between input and output shown.
