A Circuit Model for CMOS Hall Cells Performance Evaluation including Temperature Effects

Figure 1

The measured input resistance versus temperature for XL cell.