Research Article

A Circuit Model for CMOS Hall Cells Performance Evaluation including Temperature Effects

Figure 2

The measured input resistance versus temperature for borderless cell.
968647.fig.002