Research Article

A Circuit Model for CMOS Hall Cells Performance Evaluation including Temperature Effects

Figure 9

The simulated absolute sensitivity versus the biasing current for two integration CMOS processes.
968647.fig.009