DC Performance Variations of SOI FinFETs with Different Silicide Thickness

Figure 1

3D schematic diagram of the SOI FinFETs. Geometrical parameters such as gate length (), spacer length (), extension length (), and silicide thickness () are also specified. Top left figure describes the real device structure, and red-colored phrases indicate the possible variability sources.