Digital Simulation of Superconductive Memory System Based on Hardware Description Language Modeling

Figure 1

Conventional 6T CMOS-SRAM cell [7].