Digital Simulation of Superconductive Memory System Based on Hardware Description Language Modeling

Figure 2

Conventional 8T SRAM CMOS cell.