Designing High-Performance Fuzzy Controllers Combining IP Cores and Soft Processors

Figure 3

Flow diagram of the debugging process of a C program executed in the FPGA base system.