Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 1

Vague membership function.