Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 11

Average normalized turnaround time.