Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 2

Median membership function.