Research Article

Designing of 2-Stage CPU Scheduler Using Vague Logic

Table 6

Outcomes of Task Set 2.

S. no.Scheduling technique (ns) (ns) (ns)

1PS1016.752.64
2SJF7.514.251.91
3FS814.752.02
4VOPS7.7514.52.01