Designing of Vague Logic Based 2-Layered Framework for CPU Scheduler

Figure 3

Vague membership functions.