284976.fig.001
Figure 1: The 3-CPU parallel architecture.