A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology

<table>The layout top view of the gate-grounded multifinger ESD NMOS.</table>

Advances in Materials Science and Engineering

Figure 1: A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology 