A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology
Figure 3
(a) The TLP curve comparison among the GGNMOS and resistance SGTNMOS devices with normal pickup style. (b) The TLP curve comparison among the GGNMOS and resistance SGTNMOS with special pickup styles.
