A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology
Figure 4
(a) The TLP curve comparison among the GGNMOS and RC SGTNMOS with normal pickup style. (b) The TLP curve comparison among the GGNMOS and RC SGTNMOS with special pickup styles.
