627802.fig.0010
Figure 10: A technique for onchip EO reconfiguration of optical and electrical interconnections.