(a)

(b)

Figure 9: Chip reconfiguration by (a) altering the interconnections of subsystem modules and (b) altering the modules themselves.