Research Article

Design and Optimization of Polarization Splitting and Rotating Devices in Silicon-on-Insulator Technology

Figure 11

PER and PCE of Device #1 calculated as a function of the etch depth variation during the first (a) and second (b) etching processes.
490405.fig.0011a
(a)
490405.fig.0011b
(b)