Figure 2: Principle schematic including parasitic devices of a CMOS process.