A Substrate Current Less Control Method for CMOS Integration of Power Bridges

Figure 6

Principle schematic of the analog part of the system.