A Substrate Current Less Control Method for CMOS Integration of Power Bridges

Figure 7

Switch and current source with shared output devices.