Selection of Design Parameters to Reduce the Zero-Sequence Circulating Current Flow in Parallel Operation of DC Linked Multiple Shunt APF Units

<table>Real-time simulation structure in SIL configuration with hardware synchronization mode.</table>

Advances in Power Electronics

fig8

Figure 8

Figure 8: Selection of Design Parameters to Reduce the Zero-Sequence Circulating Current Flow in Parallel Operation of DC Linked Multiple Shunt APF Units 

Figure 8 | Selection of Design Parameters to Reduce the Zero-Sequence Circulating Current Flow in Parallel Operation of DC Linked Multiple Shunt APF Units 