391642.fig.002
Figure 2: CMOS implementation of DVCC with two Z+ stages.