Proposal of High-Temperature-Operation Tolerant SOI MOSFET and Preliminary Study on Device Performance Evaluation

<table>Schematic band diagram of HTOT SOI MOSFET from source to drain at <svg height="14.725" id="M38" style="vertical-align:-3.24037pt" version="1.1" viewbox="0 0 47.287498 14.725" width="47.287498" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,14.725)">
<g transform="translate(72,-60.22)">
<text transform="matrix(1,0,0,-1,-71.95,63.5)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝑉</tspan>
</text>
<text transform="matrix(1,0,0,-1,-64.76,60.37)">
<tspan style="font-size: 8.75px; " x="0" y="0">𝑑</tspan>
</text>
<text transform="matrix(1,0,0,-1,-55.61,63.5)">
<tspan style="font-size: 12.50px; " x="0" y="0">≫</tspan>
<tspan style="font-size: 12.50px; " x="15.12863" y="0">0</tspan>
</text>
</g>
</g>
</svg> V.</table>

Active and Passive Electronic Components

fig5

Figure 5

Figure 5: Proposal of High-Temperature-Operation Tolerant SOI MOSFET and Preliminary Study on Device Performance Evaluation 