- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
Active and Passive Electronic Components
Volume 2012 (2012), Article ID 181395, 11 pages
doi:10.1155/2012/181395
Novel Power Reduction Technique for ReRAM with Automatic Avoidance Circuit for Wasteful Overwrite
1School of Electrical and Computer Engineering, College of Science and Engineering, Kanazawa University, Kakuma, Kanazawa 920-1192, Japan
2School of Health Sciences, College of Medical, Pharmaceutical and Health Sciences, Kanazawa University, 5-11-80 Kodatsuno, Kanazawa 920–0942, Japan
Received 18 October 2011; Accepted 5 January 2012
Academic Editor: Daisaburo Takashima
Copyright © 2012 Takaya Handa et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
How to Cite this Article
Takaya Handa, Yuhei Yoshimoto, Kazuya Nakayama, and Akio Kitagawa, “Novel Power Reduction Technique for ReRAM with Automatic Avoidance Circuit for Wasteful Overwrite,” Active and Passive Electronic Components, vol. 2012, Article ID 181395, 11 pages, 2012. doi:10.1155/2012/181395