Novel Power Reduction Technique for ReRAM with Automatic Avoidance Circuit for Wasteful Overwrite : Figure 3

181395.fig.003a

(a) Schematic

181395.fig.003b

(b) Symbol

Figure 3: (a) Schematic and (b) symbol of VSRC.