Figure 9:
Circuit configuration for simulation.
