Research Article

Novel Power Reduction Technique for ReRAM with Automatic Avoidance Circuit for Wasteful Overwrite

Table 2

Simulation condition.

SimulatorHSPICE
Fabrication process180-nm CMOS
Power supply3.3 V
Temperature27°C
Amplification time70 ns
Bit-line capacitance (Cb)200 fF