Figure 2:
PLL architecture.
