Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC

Figure 5

Move-to-existing-slot perturbation.