Figure 1: Proposed architecture with a sample instruction flow. When Trans.  = 1, pipeline is working in LP mode, otherwise the high-speed mode is applied.