Table 3: Coefficients of the capacitances for the proposed D-latch.

NMOS coefficients

, , 0

PMOS coefficients

, , 0

The symbols have their usual meaning.