Table 4: Effect of process variation on the delay of the proposed and the traditional D-latch.

ParameterNMOS
TFSFS
PMOS
TFSSF

(ps)
 Proposed467380580410430
 Traditional589565984587590

Simulation condition: ,  V,  fF, and  µA.