Figure 2: Simulated electrostatic potential (V) as a function of lateral distance along the FETs interface with gate length = 30 nm.