Figure 7: Simulated in different transistors for a low drain bias ( V) and high gate bias ( V). As shown in the figure, other than the thin S/D bFDSOI and UTSOI devices, devices show lower because of thick S/D regions.