Y-Function Analysis of the Low Temperature Behavior of Ultrathin Film FD SOI MOSFETs
Figure 1
Cross view of a 3D TCAD (Csuprem) process simulation of UTB (a) and GRC (b) devices having a channel thickness of 46 nm and 4.6 nm, respectively. The function and the process parameters of the numbered layers are given in Table 1.
