Trigger Pulse Generator Using Proposed Buffered Delay Model and Its Application

Figure 15

Introduced delay distribution plot of the CNFET based proposed buffer delay circuit.