VHDL-AMS Simulation Framework for Molecular-FET Device-to-Circuit Modeling and Design

Figure 19

(a) A schematic of sparse tree area highlighted in Figure 16. Voltage level at each selected node (N1 to N9) of the sparse tree.

(a)

(b)