Figure 1:
Hardware synthesis flow and tools.
