707248.fig.004
Figure 4: Simulation output waveform of memory design controller.