278062.fig.003a
(a)
278062.fig.003b
(b)
Figure 3: (a) Idea, (b) test. S1, S2, S3, S4: trigger on (delay: 0 s; pulse width: 240 μS).