278062.fig.005a
(a)
278062.fig.005b
(b)
Figure 5: (a) Idea, (b) test. S1→S2→S3→S4: trigger on (delay: 0 s, 50 μS, 100 μS, 150 μS; pulse width: 960 μS).