278062.fig.007a
(a)
278062.fig.007b
(b)
Figure 7: (a) Idea, (b) test. S1→S2, S3→S4: trigger on (delay: 0 s, 50 μS, 100 μS; pulse width: 720 μS).